

## FLOW FOR VECTOR CAPTURE

## TECHNICAL FIELD

[0001] The invention relates generally to the verification and testing of electrical circuits and more particularly to a method and system for generating synchronous test vectors from information originating within an asynchronous environment.

## BACKGROUND ART

[0002] An important phase in integrated circuit (IC) chip design and manufacturing involves implementing a software verification tool to substantiate the functionality of a prototype design prior to fabrication. Chip parameters are specified and are modeled utilizing a high-level hardware description language (HDL), such as Verilog, VHDL, or C functions, to describe the IC at a higher level of abstraction than gates or transistors. Verifying the operations of the prototype prior to fabrication ensures that the requirements defined by the chip specifications are satisfied, from layout to electrical parameters. In particular, the verification process provides feedback to the engineers, so that any detected defects can be corrected. This is potentially critical, since eliminating problems at an early stage results in substantial savings in the time and cost of manufacturing.

[0003] Typically, the HDL simulation can be divided into a functional analysis and a timing analysis. The functional analysis verifies that the design logic performs as intended (i.e., whether the chip will work or not) in an "event-driven" asynchronous environment in which information regarding timing is not considered. Each internal component may be assumed to include a given time delay. Alternatively, an output state may incur a timing delay that is different from that of a next output state. Simulated test signals propagate from an input end to an output end of the design to provide output signals that are subsequently compared with predetermined target signals (i.e., anticipated reference signals). Based on any unexpected outputs, design parameters are modified when necessary.

[0004] Independent of the functional analysis, the timing analysis focuses on whether the design logic operates within time constraints. This is important, since the prototype must be made compatible with other devices. A timing margin is generated based on factors such as the physical characteristics of the design, including lengths of internal transmission lines and bus specifications. Timing parameters, including propagation delay, strobe time, and setup and hold times are considered.

[0005] Data from both the functional analysis and the timing analysis is captured. The captured data may be used by an automatic test generator (ATG) to create test vector files of state data for subsequent physical testing of a device under test (DUT) that is fabricated based on the prototype design. The testing is typically performed by a conventional "time-driven" ATG operating in a synchronous environment in which data is sampled at a predetermined fixed instance in every successive tester cycle.

[0006] A concern is that there may be at least one occasion of an inability of the synchronous tester to properly sample DUT data as a result of an asynchronous variability of data from the DUT. Since the tester is configured to sample data at predetermined instances in successive tester cycles while operating in the synchronous environment, the tester is not well adapted for sampling incoming data from the DUT that changes states at unpredictable times due to its asynchronous behavior. This is problematic, because if the timing margin of the DUT does not include a sufficient time period before and after an active tester edge (i.e.,  $T_{\text{setup}}$  and  $T_{\text{hold}}$ ) needed by the tester for sampling the output data from the DUT, the tester may exhibit responses that are different from those generated during test simulation. Consequently, the test vectors produced by the ATG based on the simulated data may not trigger the intended behavior within the asynchronous prototype design. Properly identifying the precise placement of the active tester edges for data sampling is often iteration intensive. That is, in attempting to fix the placement of a tester edge to correspond to a sampling instance, the location is often determined by probing one instance after another until an adequate timing is found.

[0007] What is needed is a method for test data generation in which timing variability from an asynchronous device can be properly sampled by a synchronous tester.

10004440-1

## SUMMARY OF THE INVENTION

[0008] The invention is a method and system for generating a synchronous sequence of test vectors from information originating within an asynchronous environment. In a first sequence-generating step, a simulation synchronous sequence of states for functionally verifying proper operations of a simulated integrated circuit (IC) design is provided in a system simulation device (i.e., an IC design tester). The sequence is generated from a simulated asynchronous sequence by extracting a state of the simulated asynchronous sequence at each clock period of a reference clock. Preferably, the reference clock period is equivalent to a tester clock period. Abbreviated system-related delays (which may be "best case" delays encountered within the intended in system which the IC is to be integrated) and extended system-related delays (which may be "worst case" delays encountered within the intended system) are preferably considered in this first sequence-generating step.

[0009] In a second sequence-generating step, the simulation synchronous sequence is manipulated once to include potentially different short timing delays for generating an asynchronous short-delay sequence and is manipulated a second time to include potentially different long timing delays for generating an asynchronous long-delay sequence. The short timing delays and the long timing delays are delays associated with the tester IC being simulated. Similar to the system-related delays of the first step, these short and long delays may be individually determined on the basis of "best case" (minimum) and "worst case" (maximum) time requirements, but these time requirements are related to either or both of the IC and the tester, rather than to the intended system.

[0010] As a preliminary to a third sequence-generating step, separate timing overlays are performed among the clock periods of the asynchronous short-delay sequence and among the clock periods of the asynchronous long-delay sequence to respectively identify a first state overlapping time interval and a second state overlapping time interval. Each state "overlapping" time interval is that region of the cumulative clock period that includes at least a portion of the state of every clock period that is "overlaid" (i.e., time aligned) to form the cumulative clock period. Within the third step, a clock period having a state with the timing characteristics of the first state overlapping time

interval within its cumulative clock period is duplicated in a succession of clock periods to generate a synchronous short-delay sequence. In the same manner, a clock period having a state with the timing characteristics of the second state overlapping time interval within its cumulative clock period is duplicated within a succession of clock periods to generate a synchronous long-delay sequence.

[0011] Finally, in a fourth sequence-generating step, a combined timing overlay is performed on the synchronous short-delay and long-delay sequences to provide a single stream of sampling time intervals that defines the synchronous sequence of test vectors for testing the IC design.

[0012] Returning to the first sequence-generating step, the original simulated asynchronous sequence of states is created for verifying the functionality of a prototype design of an IC chip without any consideration of timing constraints. The asynchronous sequence is event-driven and non-periodic (i.e., a timing delay of a first state may be different from a timing delay of a next state). As previously noted, the asynchronous sequence is synchronized by extracting a state at each clock period to generate the simulated synchronous sequence of states. The clock period preferably reflects the tester clock period of the IC design tester.

[0013] As a component of the first step, the timing constraints that are imposed by the intended system are considered. The abbreviated (minimum) and extended (maximum) system-related delays of the anticipated system environment are independently introduced to the simulated synchronous sequence of states to respectively generate a simulated synchronous abbreviated-delay sequence of states and a simulated synchronous extended-delay sequence of states. The timing delays of the system environment are indicative of the load characteristics of the components within the intended system. As an example of an application, the intended system may be a laser printer. In one embodiment, the abbreviated-delay sequence represents the best case scenario, or minimum timing delays, of the components within the system in which the IC will be operating, excluding any delay associated with the IC itself and with the IC design tester. Similarly, the extended-delay sequence represents the worst case scenario, or maximum timing delays, of the components within the system environment, excluding delays associated with the IC and the IC design tester.

10020562-121301

[0014] Also within the first sequence-generating step, a first time overlay is performed. The time periods of the simulated synchronous abbreviated-delay sequence and the simulated synchronous extended-delay sequence are time-aligned to identify a stream of intersecting timing regions (or "overlapping time intervals") between corresponding states of the two sequences in order to define the simulation synchronous sequence that is used in the second step. In a case in which there is not an acceptable number of intersecting timing regions for defining an operable simulation synchronous sequence, the simulated synchronous extended-delay sequence is adapted to be the simulation synchronous sequence to be used. In one embodiment, there is an unacceptable number of intersecting timing regions in a case when there is no intersecting timing region upon performing the time overlay on the two sequences.

[0015] Turning to the second sequence-generating step, the simulation synchronous sequence from the first step is independently executed to include short timing delays for generating the asynchronous short-delay sequence and long timing delays for generating the asynchronous long-delay sequence. In one embodiment, the short timing delays include a best case tester-load timing delay of the tester and a best case chip-load timing delay of the IC. Each tester-load timing delay is the internal delay of the tester for a particular event, including delay that results from capacitances and resistances that are associated with the tester's circuitry and connections. The values of the delays may be provided by the manufacturer of the tester. The chip-load timing delay is the internal delay of a fabricated chip based on the simulated IC design, with the value of the delay closely approximating the anticipated delay of the fabricated chip. Since the chip is designed to perform different types of functions in which the times taken to perform different functions vary, the timing delay associated with a first output state may be different from that of a second and subsequent output state. The change in timing delay between the different output states is the basis for the asynchronous variability exhibited by the chip. Thus, the generated asynchronous short-delay and long-delay sequences are subjected to asynchronous variability. In a case in which a delay has caused a state to cross a boundary into a next clock period, the sequence may be shifted along the time domain so that at least a portion of the crossed-over state is shifted back to its respective clock period. Alternatively, the crossed-over state may be masked to avoid a faulty sampling region.

[0016] As previously described, a time overlay is performed among the time periods of the asynchronous short-delay sequence to identify a first overlapping time interval. The overlaying includes correlating successive clock periods (with the differences in delays remaining intact) and identifying an intersecting time interval (i.e., region of coincidence) among the states of the cumulative period. In an event in which a state does not coincide with the overlapping time interval, the non-overlapping time interval may be masked. The first overlapping time interval is duplicated by positioning the interval at a substantially identical location in successive clock periods to generate the synchronous short-delay sequence.

[0017] Independent of identifying the first overlapping time interval, a second overlapping time interval is identified. A time overlay is performed among the time periods of the asynchronous long-delay sequence to identify the second overlapping time interval of states. In an event in which a state does not coincide with the overlapping time interval, the non-overlapping time interval may be masked. The overlaying includes correlating successive clock periods and identifying an intersecting time interval among the states of the cumulative period. The second overlapping time interval is duplicated by positioning the interval at a substantially identical location in successive clock periods to generate the synchronous long-delay sequence.

[0018] In the final sequence-generating step, a sequence-to-sequence overlay is performed. The synchronous short-delay sequence and the synchronous long-delay sequence are time-aligned to determine a stream of sampling time intervals between corresponding states of the synchronous short-delay and long-delay sequences. The stream of sampling time intervals defines the sequence of synchronous test vectors.

[0019] A sampling instance is selected at a timing location within the sampling time interval to correspond to a rising edge of a tester clock cycle of the IC design tester. The selection of the sampling instance includes allocating a sufficient time interval (i.e.,  $T_{\text{setup}}$ ) before the sampling instance and a sufficient time interval (i.e.,  $T_{\text{hold}}$ ) after the sampling instance, but within the sampling time interval, to ensure an adequate sampling of the vector by the tester. Since the sequence of sampling time intervals for defining the sequence of test vectors is synchronous, the selection of the location of the

sampling instance in one sampling time interval will be repeated for each sampling time interval in the synchronous sequence of test vectors.

[0020] The synchronous sequence of test vectors is executed to accommodate the short timing delays and the long timing delays for verifying timing correctness. In the embodiment in which the short timing delays include the best case tester-load timing delay and the best case chip-load timing delay, and the long timing delays include the worst case tester-load timing delay and the worst case chip-load timing delay, the sequence is verified to ensure that the vectors from the simulated IC can be adequately sampled by the tester within a testing environment that includes timing delays occurring from all of the system, the chip and the tester.

[0021] An advantage of the invention is that the sampling time interval that defines the test vector can be determined without the cumbersome and time consuming task of probing one location after another to find an adequate sampling instance. Moreover, detailed knowledge relating to the timing delays of every low-level circuit within the testing environment is not required. Thus, the invention allows for a quick convergence of the sampling time intervals within the synchronous sequence of test vectors. Another advantage is that since the synchronous sequence of test vectors has been verified against the testing environment, errors resulting from sampling at undesired locations can be eliminated.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0022] Fig. 1 is a process flow diagram for generating a simulation synchronous sequence of states from information originating within an asynchronous environment in accordance with the invention.

[0023] Fig. 2A is a timing diagram illustrating the timing relationship for generating a simulated synchronous sequence in accordance with the process flow diagram of Fig. 1.

[0024] Fig. 2B is a timing diagram illustrating the timing relationship for generating a simulation synchronous sequence in accordance with the process flow diagram of Fig. 1

[illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible]



(ASIC) to be incorporated as part of the system environment. The system environment may be an operating environment of a laser printer having member devices such as ASICs, memories, drivers and controllers. A recording file, such as a Verilog Control Dump (VCD) file, captures the sequence and the timing information associated with each transition of the sequence.

[0033] The simulated sequence is "asynchronous," since the occurrences of the cycles containing state information is event-driven and non-periodic. That is, there is no timing constraint imposed upon the cycles. A timing diagram 14 of Fig. 2A shows a partial exemplary simulated asynchronous sequence 16. The asynchronous sequence includes a first cycle 18 having a first rising edge 20 at 5 ns and a first falling edge 22 at 25 ns, a second cycle 24 having a second rising edge 26 at 50 ns and a second falling edge 28 at 70 ns, and a third cycle 30 having a third rising edge 32 at 85 ns and a third falling edge 34 at 105 ns. The non-periodic occurrence of the cycles is shown by a difference of the time intervals between adjacent cycles. In an exemplary case in which the rising edge of each cycle is selected as a reference point, the time interval of 45 ns between the first rising edge (at 5 ns) of the first cycle and the second rising edge (at 50 ns) of the second cycle is different from the time interval of 35 ns between the second rising edge (at 50 ns) of the second cycle and the third rising edge (at 85 ns) of the third cycle.

[0034] Returning to Fig. 1, step 36 is a step of synchronizing the simulated asynchronous sequence 16 to generate a simulated synchronous sequence of states. The asynchronous sequence can be synchronized by sequentially extracting a state of the asynchronous sequence at each periodic clock. Fig. 2A shows a reference clock 38 having successive cycles 40 in respective base periods 42. Each base period comprises a time interval that is equivalent to a time interval of a next base period. Preferably, the time interval of the base period corresponds to the time interval of a tester clock period of an IC design tester. In a sequential manner, by extracting a state of the asynchronous sequence 16 at each periodic clock, the states are phase-locked and time-aligned to an identical timing location in a base period to generate a simulated synchronous sequence 44 of states. Each cycle 46 of the synchronous sequence coincides with the clock cycle 40 of the reference clock. Moreover, the time period 48 of the synchronous sequence corresponds to the base period 42 of the reference clock.

[0035] For each member device (e.g., a controller or a driver) operating within the intended system environment, there is a timing delay. Each member device includes a best case timing delay and a worst case timing delay, resulting from a load variation inherent in the device. A best case timing delay and a worst case timing delay of the system environment may be acquired by adding respective best case timing delays and worst case timing delays for every member device of the system.

[0036] In step 50 of Fig. 1, an abbreviated timing delay of the system environment is introduced to the simulated synchronous sequence 44 of Fig. 2A to generate a simulated synchronous sequence of states. In one embodiment, the abbreviated delay is an estimated best case, or a minimum timing delay, of the system environment, excluding any delay associated with the chip or the tester. However, the delay may be adjusted from the minimum in order to allow some error tolerance. Fig. 2B shows a simulated synchronous abbreviated-delay sequence 52 having an exemplary timing delay 54 of 5 ns. By introducing the timing delay 54, each cycle 46 of the simulated synchronous sequence 44 is shifted along the time domain by 5 ns, resulting in the simulated synchronous abbreviated-delay sequence 52. The simulated synchronous abbreviated-delay sequence includes successive base periods having shifted cycles 56.

[0037] Independent of introducing the abbreviated timing delay to the simulated synchronous sequence 44, step 58 of Fig. 1 introduces an extended timing delay of the system environment to generate a second simulated synchronous sequence of states. In one embodiment, the extended delay is the estimated worst case, or a maximum timing delay, of the system environment, excluding any delay associated with the chip or the tester. However, there may be an error tolerance adjustment. Fig. 2B shows a simulated synchronous extended-delay sequence 60 having a timing delay 62 of 10 ns. By introducing the timing delay, each cycle 46 of the simulated synchronous sequence 44 of Fig. 2A is shifted along the time domain by 10 ns, resulting in the simulated synchronous extended-delay sequence 60. The simulated synchronous extended-delay sequence includes repeating shifted cycles 64.

[0038] In step 66 of Fig. 1, a time overlay is performed on the simulated synchronous abbreviated-delay sequence 52 and the simulated

synchronous extended-delay sequence 60 to generate a simulation sequence 68 of Fig. 2B. Specifically, the synchronous sequences 52 and 60 are time aligned and correlated to identify successive overlapping cycles 70 that define the simulation sequence 68. The overlapping cycles are the coincident time interval between each cycle 56 and the cycle 64 within the corresponding base period. The overlapping cycle is characterized by a rising edge 72 that coincides with a rising edge of the cycle 64 (of the sequence 60) and by a falling edge 74 that coincides with a falling edge of the cycle 56 (of the sequence 52). Since the overlaying is performed on synchronous sequences 52 and 60, the resulting simulation sequence is also synchronous. In a case in which there is not an acceptable number of overlapping cycles generated between the simulated synchronous abbreviated-delay and extended-delay sequences 52 and 60, the extended-delay sequence 60 is adapted to be the simulation sequence 68. In one embodiment, there is an unacceptable number of overlapping cycles in a case when there is no intersecting timing region upon performing the time overlay on the two sequences.

[0039] While the simulation sequence 68 provides successive synchronous time intervals for data samplings, the intervals only include timing delays associated with the load characteristics of the system environment and not any load characteristic associated with the tester and the IC chip. As a result, the simulation sequence may not be adequate in an actual testing environment which must account for the tester and IC chip.

[0040] Fig. 3 shows a process flow diagram 80 for generating a synchronous sequence of test vectors from the simulation sequence 68 of Fig. 2B. The synchronous sequence of test vectors includes timing delays associated with the tester and the IC chip.

[0041] The tester-load timing delay is considered in isolation from any timing delays associated with the system and the chip. The tester delay includes delays resulting from the load impedance of the device. There is a best case, or a minimum timing delay, and a worst case, or a maximum timing delay, associated with a load variation inherent within the tester. That is, even with a same type of tester, a tester may experience a slight variation in delays from a different tester. In one embodiment, the best case and the worst case timing delays are provided by the specification from the manufacturer.

[0042] The chip-load timing delay is considered in isolation from any timing delays associated with the system and the tester. The delay should closely approximate the delay of the fabricated chip and is calculated at the chip-level in which every operational delay associated with each internal element (e.g., a transistor or a resistor) is included. Additionally, since different internal elements may be involved in different types of functions (e.g., executing an adding function versus a multiplication function), the time taken to perform one function may vary from the time taken to perform a different function. Thus, the timing delay associated with a first output state may be different from that of a the next output state. The difference in delay from the first output state to the next output state is the basis for an asynchronous variability among the states.

[0043] Returning to Fig. 3, in step 82, short timing delays (hereinafter "short delays") are introduced to the simulation sequence 68 of Fig. 2. In one embodiment, the short delays are introduced to the simulation sequence during execution. Preferably, the short delays include a best case, or a minimum, tester-load timing delay and a best case, or a minimum, chip-load timing delay. Since each output state associated with the chip load is subject to a delay that may be different from a delay experienced at a subsequent state in the sequence, the output sequence is asynchronous. Fig. 4 shows an asynchronous short-delay sequence 84 after introducing the short delays to the simulation sequence 68. The simulation sequence 68 of Fig. 4 is the same simulation sequence 68 of Fig. 2B. In the asynchronous sequence 84, a cycle 88 is delayed by a first delay 86 of 5 ns relative to the cycle 70 of the simulation sequence 68. A cycle 92 of the asynchronous sequence is delayed by a second delay 90 of 10 ns relative to the corresponding cycle 70 of the simulation sequence. Finally, a cycle 96 of the asynchronous sequence is delayed by a third delay 94 of 5 ns relative to the corresponding cycle 70 of the simulation sequence. Each delay 86, 90 and 94 includes a combined minimum delay of the chip and the tester. In an event in which a delay has caused a state to cross a boundary into a next base period, the sequence may be shifted along the time domain, so that at least a portion of the crossed-over state is shifted back to its respective base period. Alternatively, the crossed-over state may be masked to avoid a faulty sampling region. Most commercial testers provide for masking of sampling regions by inserting a mask in the file sequence at a specified time and location within the time domain.

[0044] In step 98 of Fig. 3, a time overlay is performed on every cycle 88, 92 and 96 of the asynchronous short-delay sequence 84 of Fig. 4 for synchronization. The step of overlaying is performed by time-aligning and correlating every base period 100. As a result, an overlapping (i.e., intersecting) cycle 102 is detectable. As shown, the overlapping cycle is an intersecting time interval of the cycles 88, 92 and 96 within the cumulative base period. The overlapping cycle is indicated by diagonal hatching in a downwardly direction from left to right. In an event in which a cycle does not coincide with the overlapping cycle, the non-overlapping cycle may be masked. While the overlaying step is shown as being performed for three base periods, in operation every base period of the asynchronous sequence 84 is time-overlaid to identify the overlapping cycle.

[0045] The clock period having the overlapping cycle 102 is duplicated in every base period 100 in step 104 of Fig. 3. The duplicating step provides a synchronous short-delay sequence 106 of Fig. 4, where the overlapping cycle is repeated in every base period at the identical time location.

[0046] Independent of introducing the short delays to the simulation sequence 68 in step 82 of Fig. 3, long timing delays (hereinafter "long delays") are introduced to the simulation sequence in step 109. Preferably, the long delays include a worst case, or a maximum, tester-load timing delay and a worst case, or a maximum, chip-load timing delay. Fig. 4 shows an asynchronous long-delay sequence 110 after introducing the long delays to the simulation sequence 68. In the asynchronous sequence 110, a cycle 114 is delayed by a first delay 112 of 15 ns relative to the corresponding cycle 70 of the simulation sequence 68. A cycle 118 of the asynchronous sequence is delayed by a second delay 116 of 15 ns relative to the corresponding cycle 70 of the simulation sequence. Finally, a cycle 122 of the asynchronous sequence is delayed by a third delay 120 of 10 ns relative to the cycle 70 of the simulation sequence. Each delay 112, 116 and 120 is based on a combined maximum delay of the chip and the tester. In an event in which a delay has caused a state to cross a boundary into a next base period, the sequence may be shifted so that at least a portion of the crossed-over state is shifted back to its respective base period. Alternatively, the crossed-over state may be masked to avoid a faulty sampling region.

[0047] Similar to the time overlaying step 98 of Fig. 3, a time overlaying step 124 is performed for the base periods that contain the cycles 114, 118 and 122 of the asynchronous long-delay sequence 110 of Fig. 4. The step of overlaying is performed by time-aligning and correlating every base period 126 to identify an overlapping (i.e., intersecting) cycle 128 in a cumulative period. The overlapping cycle is an intersecting time interval of the cycles 114, 118 and 122 within the base period 126. The base period 126 is equivalent in time to the base period 100.

[0048] The cumulative period having the overlapping cycle is duplicated in every base period 126 in step 130 of Fig. 3. The duplicating step provides a synchronous long-delay sequence 132 in which the overlapping cycle is repeated in every successive period at the identical time location.

[0049] In step 136 of Fig. 3, a time overlay is performed on the synchronous short-delay sequence 106 and the synchronous long-delay sequence 132 to generate a synchronous sequence 138 of test vectors, as shown in Fig. 5. The synchronous short-delay sequence 106 and the long-delay sequence 132 of Fig. 4 are the same sequences of Fig. 5. The step of overlaying is performed by time aligning and correlating the synchronous sequences 106 and 132 to identify successive overlapping cycles 140. The identified successive overlapping cycles 140 is the synchronous sequence 138 of test vectors. Each overlapping cycle 140 is an intersecting (i.e., coinciding) time interval between a cycle 108 of the synchronous sequence 106 and a corresponding cycle 134 of the synchronous sequence 132. The overlapping cycle is characterized by a rising edge that coincides with a rising edge of the cycle 134 and a falling edge that coincides with a falling edge of the cycle 108. Since the overlaying is performed on the synchronous sequences 106 and 132, the resulting sequence 138 of test vectors is also synchronous.

[0050] Each overlapping cycle 140 of the synchronous sequence 138 of test vectors includes a time interval at which an output state can be properly sampled by the tester. Fig. 6 shows an expanded view of the overlapping cycle 140 of Fig. 5 within the base period 126. A sampling instance 144 is fixed at a timing location within a timing interval 142 of the cycle. The location of the sampling instance should correspond to a rising clock edge 20 of the tester cycle 18 (Fig. 2A). The placement of the sampling

instance should include a sufficient time interval 146 (i.e.,  $T_{\text{setup}}$ ) before the sampling instance and a sufficient time interval (i.e.,  $T_{\text{hold}}$ ) after the sampling instance, but within the timing interval, to ensure an adequate sampling of data by the tester. The selection of the location of the sampling instance is repeated in every tester period such that the output data of the synchronous sequence of test vectors will be sampled at substantially identical times and locations in successive tester periods.

[0051] Returning to the flow diagram 80 of Fig. 3, step 150 is a step of verifying the synchronous sequence 138 of test vectors to ensure that the sequence meets the timing constraints imposed by the load characteristics of the system environment, the tester environment and chip environment. The verifying step is performed by executing the synchronous sequence of test vectors to include the timing delays associated with the system environment, the best and worst case tester-load timing delays of the tester environment, and the best and worst case chip-load timing delays of the chip environment. An output state of the synchronous sequence 138 is sampled by the tester at each sampling instance.

[0052] With reference to Fig. 7 and 8, a system 160 for generating a synchronous sequence of test vectors from information originating within an asynchronous environment is shown. An event-driven simulator 162 is configured to provide a simulated asynchronous sequence 16 of states for functionally verifying a simulated IC design under a system simulation environment. A recorder 164 records the simulated asynchronous sequence into a recording file, such as a Verilog Control Dump (VCD) file.

[0053] A synchronizer 166 synchronizes the simulated asynchronous sequence 16 to generate the simulated synchronous sequence 44. The synchronization is performed by extracting a state of the asynchronous sequence at each base period of a reference clock. Preferably, the time interval of the base period is equivalent to the time interval of the tester clock period of the IC tester.

[0054] An abbreviated-delay module 168 introduces delays to the simulated synchronous sequence 44 to generate the simulated synchronous abbreviated-delay sequence 52. In one embodiment, the delay is the estimated best case, or a minimum timing delay, of the system environment,

excluding any delays associated with the chip and the tester. Independent of introducing the abbreviated timing delay to the simulated synchronous sequence 44 by the module 168, an extended-delay module 170 introduces a longer timing delay to the simulated synchronous sequence to generate the simulated synchronous extended-delay sequence 60. In one embodiment, the delay is the estimated worst case, or a maximum timing delay, of the system environment, excluding any delays associated with the chip and the tester.

[0055] A sequence overlaying module 172 is configured to perform a timing overlay on the simulated synchronous abbreviated-delay sequence 52 and the simulated synchronous extended-delay sequence 60 to generate the simulation (synchronous) sequence 68. The overlaying is performed by time-aligning and correlating the sequences 52 and 60 to identify intersecting time intervals. Since delays associated with the tester and the chip have not been considered, the simulation sequence 68 only provides delays associated with the system environment.

[0056] In Fig. 8, a short-delay module 174 is configured to introduce short timing delays to the simulation sequence 68 of Fig. 7 to generate the asynchronous short-delay sequence 84. In one embodiment, the short-delays include a best case, or a minimum, tester-load timing delay and a best case, or minimum, chip-load timing delay. The sequence 84 is asynchronous, since a chip-load timing delay that is associated with an output state may be different from the delay of a next output state. This may be due to a variability in the time taken to perform different functions of the chip. A cycle overlaying module 176 is enabled to perform a timing overlay on every cycle of the asynchronous short-delay sequence 84 to provide an overlapping (i.e., intersecting) time cycle 102. The clock period having the overlapping cycle is duplicated by a duplication module 178 to generate the synchronous short-delay sequence 106.

[0057] Similar to, but independent of, introducing the short timing delays to the simulation sequence 68 by the short-delay module 174, a long-delay module 180 is configured to introduce long timing delays to the simulation sequence 68 to generate the asynchronous long-delay sequence 110. In one embodiment, the long delays include a worst case, or a maximum, tester-load timing delay and a worst case, or maximum, chip-load



timing delay. A cycle overlaying module 182 is enabled to perform a timing overlay on every cycle of the asynchronous long-delay sequence 110 to provide an overlapping (i.e., intersecting) time cycle 128. The clock period having the overlapping cycle is duplicated by a duplication module 184 to generate the synchronous long-delay sequence 132.

[0058] A sequence overlaying module 186 is configured to perform a timing overlay for the synchronous short-delay sequence 106 and the synchronous long-delay sequence 132 to generate a stream of intersecting time intervals that defines the synchronous sequence 138 of test vectors. A verification module 188 verifies the synchronous sequence 138 to ensure that it meets the timing constraints imposed by the system environment, tester environment and chip environment.

[0059] While the cycle overlaying modules 176 and 182 are shown as distinct modules, the functions performed by the two modules can be performed by a single cycle overlaying module, typically a software module, without diverging from the scope of the invention. Similarly, the functions performed by the duplication modules 178 and 184 can be performed by a single software and/or hardware duplication module. Moreover, the functions performed by respective sequence overlaying modules 172 of Fig. 7 and 186 of Fig. 8 can be performed by a single sequence overlaying module.